

ISSUE CLASSIFICATION		
Class	Subclass	

N-P

PATENT NUMBER

U.S. UTILITY Patent Application

SCANNED **O.I.P.E.** **Q.A.**

PATENT DATE

APPLICATION NO. 09/972011	CONT/PRIOR D	CLASS 257 716	SUBCLASS 12E	ART UNIT 28412007	EXAMINER Rossoshek
------------------------------	-----------------	---------------------	-----------------	----------------------	-----------------------

APPLICANTS

Steven Teig
Andrew Caldwell

TITLE

Method and arrangement for layout and manufacture of nonmanhattan semiconductor integrated circuit using simulated euclidean wiring

PTO-2040
12/99

ISSUING CLASSIFICATION

ORIGINAL			CROSS REFERENCE(S)							
CLASS		SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)						
INTERNATIONAL CLASSIFICATION										

☐ Continued on Issue Slip Inside File Jacket

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)		NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. _____	_____ (Primary Examiner) (Date)		ISSUE FEE	
			Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) (Date)		ISSUE BATCH NUMBER	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)